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1571 ABSTRACT 
The memory-based frame synchronizer comprises a 
serial-to-parallel converter which converts a serial 
input data stream to a constantly changing parallel data 
mtput. This parallel data output is supplied to program- 
mable sync word recognizers each consisting of a multi- 
plexer (18, 20,22) and a random access memory (RAM) 
(38, 40, 42). The multiplexer is connected to both the 
parallel data output and an address bus (24) which may 
be connected to a microprocessor or computer for pur- 
poses of programming the sync word recognizer. The 
RAM is used as an associative memory or decoder and 
is programmed with the pattern of binary 1's and 0's 
necessary to identify a specific sync word. The RAM 
produces an output when the address supplied by the 
multiplexer corresponds to the specific sync word. Ad- 
ditional RAMs (62,76,78) are used as counter decoders 
to define word bit length, frame word length, and para- 
graph frame length. These RAMs have their address 
lines connected to a bit counter (50) and a word counter 
(66) by respective multiplexers (52,70) which also con- 
nect the RAM address lines to the address bus (56). 
Thus, the counter decoder RAMs are also programma- 
ble to define the parameters or word bit length, frame 
word length, and paragraph frame length. The outputs 
of the recognizer RAMs and the counter decoder 
RAMs are connected to mode control and decoding 
logic (96, 98). There are three processing modes: the 
search mode in which there is a lack of coincidence 
between the sync outputs of the recognizer and counter 
decoder RAMs; the check mode in which there has 
been at least one coincidence but less than in successive 
coincidences between the sync outputs of the recog- 
nizer and counter decoder RAMs; and the lock mode in 
which there have been in successive coincidences be- 
tween the sync outputs of the recognizer and counter 
decoder RAMs. The programmable RAMs permit dy- 
namic and real time changes in formats under software 
control. 
4 Claims, 6 Drawing Figures 
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MEMQRY-BASED FRAME SYNCHRONIZER 
ORIGIN OF T H E  INVENTION 
The invention described herein was made by employ- 
ees of the United States Government and may be manu- 
factured and used by or for the government for govern- 
mental purposes without the payment of royalties 
thereon or  therefor. 
TECHNICAL FIELD 
The present invention generally relates to digital 
communications systems, and more particularly to syn- 
chronization circuits for use in such communications 
systems. 
BACKGROUNDART 
In digital communications systems, data are transmit- 
ted serially. It is therefore necessary to convert the data 
to parallel format at the receiver. To facilitate this con- 
version, sync words are inserted in the data stream to 
define data words, frames and subframes or paragraphs. 
These sync words are sometimes called unique words 
because their patterns of binary 1's and 0's are highly 
self-correlative and therefore readily recognizable. The 
process of recognizing the sync words and converting 
the serial data stream to parallel format is known as 
frame synchronization. 
Frame synchronizers have in the past comprised a 
serial-to-parallel converter, sync word comparators, 
and various counters and logic control circuits. The 
serial-to-parallel converter is typically a serial-in, paral- 
lel-out shift register clocked by clock pulses regener- 
ated from or synchronized with the incoming serial data 
stream. The parallel output of the shift register is con- 
nected to one or  more sync word comparators. These 
are hard wired devices designed to compare the con- 
stantly changing parallel data output from the shift 
register with a single, predetermined unique word and 
to provide an output when a match occurs. To provide 
some flexibility, the unique word pattern can be sup- 
plied to the comparator by discrete switches, a patch 
panel or a latched register. The output from the com- 
parator is used to gate the parallel output from the shift 
register into a buffer register and/or supply counting 
pulses to a counter which defines word and frame peri- 
ods. The outputs from the sync word comparators are 
counted by counters which, by means of hard wired 
decoding logic, provide outputs when predetermined 
counts occur defining word bit length, frame word 
length and subframe word length. 
While the prior art frame synchronizers have per- 
formed their function extremely well, their major disad- 
vantage is that changes in data format necessitate cum- 
bersome and expensive equipment changes. 
It is therefore an object of the present invention to 
provide a frame synchronizer wherein data formats can 
be easily and dynamically changed. 
It is another object of the invention to use memory 
array elements to provide increased flexibility in format 
selection and sync word selection in addition to real 
time reconfiguration ability in a frame synchronizer. 
STATEMENT O F  T H E  INVENTION 
The foregoing and other objects of the invention are 
accomplished by using programmable memory arrays 
to perform the functions of sync word recognizers and 
counter decoding logic. More specifically, a serial-to- 
parallel converter converts the serial data stream to a 
constantly changing parallel data output. This parallel 
data output is supplied to at least one sync word recog- 
nizer consisting of a multiplexer and a random access 
5 memory (RAM). The multiplexer is connected to both 
the parallel data output and an address bus which may 
be connected to a microprocessor or  computer for pur- 
poses of programming the sync word recognizer. The 
RAM is used as an associative memory or decoder and 
10 is programmed with the sync word. The RAM pro- 
duces an output when the address supplied by the multi- 
plexer corresponds to the programmed sync word. 
Additional RAMs are used as counter decoders to de- 
fine word bit length, frame word length, and paragraph 
l5 frame length. These RAMs have their address lines 
connected to a bit counter and a word counter by re- 
spective multiplexers which also connect the RAM 
address lines to the address bus. Thus, the counter de- 
coder RAMs are also programmable to define the pa- 
2o rameters of word bit length, frame word length, and 
paragraph frame length. The outputs of the recognizer 
RAMs and the counter decoder RAMs are connected 
to mode control and decoding logic. There are three 
processing modes: the search mode in which there is a 
25 lack of coincidence between the sync outputs of the 
recognizer and counter decoder RAMs; the check 
mode in which there has been at least one coincidence 
but less than n successive coincidences between the 
3o sync outputs of the recognizer and counter decoder 
RAMs; and the lock mode in which there have been n 
successive coincidences between the sync outputs of the 
recognizer and the counter decoder RAMs. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The specific nature of the invention, as well as other 
objects, aspects, uses and advantages thereof, will 
clearly appear from the following description with ref- 
erence to the accompanying drawings, in which: 
FIG. 1 is a block diagram of the sync word recog- 
nizer, which forms a part of the memory-based frame 
synchronizer, according to the invention; 
FIG. 2 is a block diagram of the control circuitry 
which forms another part of the memory-based frame 
FIG. 3 is a logic diagram of the subframe or frame 
running status counter and status decoding circuits 
which are used in the control circuitry shown in FIG. 2; 
FIG. 4 is a logic diagram of the subframe and frame 
50 synchronization status control for the running status 
FIG. 5 is a timing diagram which illustrates frame 
FIG. 6 is a timing diagram which illustrates subframe 
35 
40 
45 synchronizer according to the invention; 
counter shown in FIG. 3; 
synchronization; and 
55 synchronization. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Referring now to the drawings, and more particu- 
60 larly to FIG. 1, there is shown a sync word recognizer 
wherein a 30-bit parallel data bus 10 is divided into three 
10-bit parallel data busses 12,14 and 16 to supply one set 
of inputs to multiplexers 18, 20 and 22, respectively. 
The parallel data on bus 10 is provided in a conven- 
65 tional manner by a serial-to-parallel converter. More 
specifically, serial data is derived from two input sig- 
nals: an NRZ-L DATA signal and a OOCLOCK signal 
shown in FIGS. 5 and 6 and available from any com- 
3 
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merical bit synchronizer. A high level of the NRZ-L As will now be apparent, the frame synchronizer has 
DATA signal at the high-to-low transition of the 0”- an initialization and a processing mode. During initial- 
CLOCK is interpreted as a binary “1” while a low level ization, the microprocessor or computer loads the sync 
at that time is interpreted as a binary “0”. On each word bit pattern into the memory array elements by 
negative-going edge of the O”CLOCK, the NRZ-L 5 memory mapping. Immediately after the memory mod- 
DATA is clocked into a 30-bit long shift register which ules are loaded, the frame synchronizer enters the pro- 
provides a parallel output to data bus 10. cessing mode. Incoming serial data is scanned continu- 
The multiplexers 18, 20 and 22 may each be corn- ously by presenting the data in parallel form to the 
posed of ten 240-1 data multiplexers, integrated circuit address inputs of the memory arrays. A sync word is 
74LS257. The other set of inputs to the multiplexers 18, 10 detected by the appropriate gating of the recognizer 
20 and 22 is supplied by an address bus 24. The address memory data outputs. Processing in this manner will 
bus 24 may also be a 30-bit parallel bus divided into continue until the memories are accessed by the micro- 
three IO-bit parallel buses 26, 28 and 30 to suppb the processor or computer to change the sync word bit 
other set of inputs to multiplexers 18, 20 and 22, respec- format. 
tively. Alternatively, a IO-bit address bus may be con- 15 ln describing FIG, 1, the assumption was made that 
nected in common to each of the multiplexers and data the sync word detector illustrated detected the frame 
supplied in three serial bytes of 10 parallel bits each as sync word and provided the outputs LFSYNC and 
In either case, the address bus 24 is connected to a mi- word detector is required for detecting the 
sync word detector and the subframe sync word detec- vice. 
will become apparent as the description proceeds. FSYNC. It should be understood that an identical sync 
croprocessor, computer, Or Other data processing de- 2o sync word. The only differences between the frame 
The multiplexers ‘ $ 9  2o and 22 each provide Outputs 
parallel address lines 329 34 and 36, tor is the syllc word bit patterns stored in the memory arrays and the resulting outputs, In the of the sub- to 
frame sync word detector, the output would be identi- 
fied as LSSYNC corresponding to the output LFSYNC 
shown in FIG. 1. This output is illustrated in the timing 
diagrams shown in FIG. 6. 
tively. These address lines are connected to the address 
inputs of respective ones of random access memories 25 
(RAMs) 38, 40 and 42. Preferably, these RAMs are 
INTEL 2102 integrated circuits organized as 1 bit by 
1024 words accessed by a 10-bit wide address bus. For 
three 38, 4o and 42 are arranged so that their 3o shown in FIG. 2 and establishes telemetry word bound- 
address input lines look at the 30 parallel input data bits aries, maintains an index counter output identifying the 
supplied by the address lines 32, S4 and 36. An AND current word within the subframe, generates a strobe 
rente of each sync word, the sync word bit pattern time for the indexed data word, and maintains the status 
having been previously stored in the  RAM^. If a sync 35 of link synchronization. The telemetry word bounderies 
word is less than 30-bits, the bit pattern in the RAMS are located using a s ~ n c h r o n o u ~ ~ J ? ~ c ~ ~ n ! e r  50 whose 
can be set to allow “don’t care,, conditions on unused clock input is supplied with the 0”CLOCK signal. This 
address lines. In this alternate use of memory, instead of is a 4-bit counter having a maximum count Of l6 and 
using the RAMS for data storage and retrieval, they are may be implemented using a 74LS193 integrated circuit. 
used for decoding data present on the address lines. 40 The output of counter 50 is supplied to one input of a 
in the art that 4-wide, 2-to-I data multiplexer 52 via a 4-bit parallel bus 
the use of three multiplexers and three  RAM^ is dit- 54. The multiplexer 52, like the multiplexers 18, 20 and 
tated by the commercial availability of integrated cir- 22, may be composed of 74LS257 integrated circuits, 
cuits. In other words, the INTEL 2102  RAM^ are pro- and like those multiplexers, the other input of multi- 
vided with only a 10-bit wide address bus, and in order 45 plexer 52 is supplied by an address bus connected to a 
to use a sync word having up to 30 bits, it is necessary microprocessor or computer. More specifically, a 14-bit 
to use three of these integrated circuits. Obviously, if an wide address bus 56 is divided to provide a 4-bit wide 
integrated circuit RAM were available with a 30-bit address bus 58 as one input to multiplexer 52. 
wide address bus, then only one RAM would be re- The Output Of multiplexer 52 is connected to the 
quired. Conversely, if a sync word having a bit pattern 50 address lines 60 (only four of which are used) of the 
of only 10 bits were used, a single INTEL 2102 RAM RAM 62. The RAM 62, like the RAMS used in the sync 
would suffice. word recognizers, may be an INTEL 2102 integrated 
While each of the RAMs 38, 40 and 42 provide an circuit and has one bit set defining the word bit length. 
AND output function to detect their respective seg- At the occurrence of the last bit, the output of RAM 62 
ments of the sync word, it is necessary to AND the 55 feeds back to one input of NAND gate 63 to reset the bit 
outputs of the three RAMs to detect the entire sync counter 50. The frame sync recognizer signal FSYNC is 
word. This is accomplished by AND gate 44 which supplied to one input of AND gate 65 the output of 
provides an output frame sync detection pulse identified which is connected to the other input of NAND gate 
as LFSYNC. This output is gated by the OOCLOCK in 63. The output of AND gate 65 can also reset the bit 
the AND gate 46 to provide a clocked frame sync de- 60 counter and thereby determine initial word synchroni- 
tection pulse identified as FSYNC. These pulses are zation. A bit counter zero-state detector 64 generates 
illustrated in the timing diagrams shown in FIG. 5. the word counter increment signal, WCI, shown in 
The output lines of the RAMs 38, 40 and 42 are also FIG. 5, for the subframe word counter 66. The zero- 
used to enable the RAMs for a write operation from the state detector 64 may comprise a four-input NOR gate 
microprocessor or computer. For this purpose, a buffer 65 which provides a “1” output when all four inputs are 
48 composed of a 74LS367 integrated circuit is pro- “0”. The output of the zero-state detector 64 is con- 
vided to connect the output/ write enable lines to the nected to a one-shot 67 which generates the word 
microprocessor or computer. strobe pulse, WSTROBE, also shown in FIG. 5. 
each case, frame and subframe sync word detection, the The circuitry in the frame synchronizer is 
function of the RAM data outputs detects the occur- for external peripherals defining the sampling 
It will be understood by those 
4,29 8,9 87 
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The word counter 66 identifies the parallel data word an up-down counter 100 and decoding logic. The up- 
currently available during the word strobe, down counter 100 may be implemented with a 74LS193 
WSTROBE, and may consist of three 74LS193 inte- integrated circuit. Count up pulses are supplied to input 
grated circuits to form a 10-bit up-counter. The output terminal 102, while count down pulses are supplied to 
of word counter 66 is supplied via a IO-bit parallel bus 5 terminal 104. In the case of the frame status control 
68 to one input of a multiplexer 70. This multiplexer logic, the count up pulses are identified as FCU. These 
may also be composed Of 74LS257 integrated Circuits. pulses are produced by NAND gate 106 shown in FIG. 
The other input to multiplexer 70 is supplied by a 10-bit 4. The inputs to NAND gate 106 are the output FSYNC 
wide ddress  bus 72 which formed Part of the 14-bit of thsefra?: sync detector, the output FS of RAM 76 
parallel address bus 56. 10 and FLOCK which is described in more detail hereinaf- 
70 is connected to the ter. In the case of the subframe status control logic, the 
address lines 72 and 74 Of and 789 respec- count up pulses are identified as SCU. These pulses are 
tiveb'. Again, these RAMS may be INTEL 2102 ink- produced by NAND gate 108 shown in FLG. 4. The 
grated circuits. RAM 76 has several bits set defining the inputs to NAND gate 108 are the output PS and the 
end of each frame within a subframe, and RAM 78 has 15 NOR gate $6, LSS which is a stretched ss signal de- 
one bit set defining the subframe length. At the occur- 
Fence of the last word strobe in each case, the RAMS 76 
and 78 will provide corresponding outputs representing 
the expected frame sync and subframe sync pulses FS 
and SS, respectively. These pulses are illustrated in the 20 illustrates the Lss signal. 
38y 40 and 42' the address lines to 
the 62' 76 and 78 can be switched via the 
plexers 52 and 70 to the microprocessor or computer 
bus for setting the word bit length, the frame word 25 
length and the subframe word length. This is accom- 
plished during the initialization mode by accessing the 
through their output,write enable lines via the 
The output of 
rived from RAM 78, and -- ~ L O C K  - -- which is described in 
detail hereinafter. The LSS signal is produced by 
a pair of D-type flip-flops lo and 112 each of which 
may be composed of 74LS74 integrated circuits. FIG. 6 
timing diagrams shown in and The count down pulses for up-down counter 100 are with the identified as FCD in the case of the frame status control 
logic and SCD in the case of the subframe status control 
logic. These pulses are produced by D-type flip-flops 
114 and 116, respectively, both of which may again be 
composed of 74LS74 integrated circuits. Flip-flop 114 
has one input terminal connected to receive the output 
3o AND gate 44. The other input is connected to the out- cuit. 
The output of RAM 78 is connected to one input of put of one-shot 118 which is in turn supplied with the 
OR gate 82, thz output of which is used to reset word Output FS Of RAM ". T_h_e_output produced by One- 
output of RAM 78 which, by way of example, may be Flip-flop 114 is reset by the output of AND gate 120 
every 32 frames when the frame synchronizer is in its 35 which rege_'_v?.?s_'_"puts the Output FS Of RAM 76 and 
lock mode. The other input to OR gate 82 is supDlied by a signal FSEARCH which is described in more detail 
AND gate 84 which is enabled when the frake syn- hereinafter. Flip-flop I16 has one inp&cgn3,ec,ted to the 
chronizer is in its search mode. The input pS to AND output E's of NOR gate 86, and the OOCLOCK signal is 
gate 84 is the paragraph sync identifying the first de- supplied to the other input. Flip-flop 116 is reset by the 
tected frame sync word following a detected subframe 40 Output Of AND gate 122 which has two in!Juts: the 
sync word. This input is generatedby NOR gate 86 &Eai_L?? Produced by flip-flop 112 and a 
having one input connected to the Q output of D-type SSEARCI-1 which is described in more detail hereinaf- 
flip-flop 88 which is set by the output of inverter 90 ter. 
connected to the output of the subframe s y n ~ _ d _ e ~ e ~ p ~  The up-down counter 100 is a 4-bit counter and there- 
The output of flip-flop 88 is then the stored LSSYNC 45 fore counts from 0 to 15. For the preferred embodiment, 
signal shown in FIG. 6. The other input to NOR gate 86 a Count Of  twelve indicates a frame or subframe lock 
is provided by inverter 92 connected to the output of condition. This is de$p&i ,by NAND gate 12A which 
the frame sync detector. Thus, when both inputs to Provides the output FLOCK to NAND gate 106 Or the 
NOR gate 86 are "O", a "1" output will be provided to output SLOCK to NAND gate 108 depending on 
AND gate 84. This "1" output is also supplied to one 50 whether the logic shown in FIG. 3 is status control 
input of NAND g a t e 2 5  Jie-other input of which is logic 96 Or 98, respectively. The output of NAND gate 
supplied with the O"CLOCK signal. The output of 124 is also provided to buffer 126 which may be com- 
NAND gate 94 is used to reset flip-flop 88. posed of a 74LS365 integrated circuit. The buffer 126 is 
The various modes of operation of the frame syn- clocked by the 0"CLOCK signal and has an output 
chronizer are determined by the frame status control 55 connected to the cathode of light emitting diode (LED) 
logic 96 and the subframe status control logic 98. The 128, the anode of which is connected by resistor 130 to 
frame status control logic 96 receives the FSYNC out- a source of positive voltage +V. Thus, when the lock 
put from the frame sync detector and the FS output condition is detected, L E D  128 is energized to provide 
from RAM 76 and provides outputs indicating search an indication of that fact. 
mode, check mode or lock mode. Similarly, the sub- 60 The decoding logic comprising NOR gates 132 and 
frame status control logic 98 receives the LSSYNC 134 and NAND gate 136 determines if the frame syn- 
output from the subframe sync detector and the SS chronizer is in the search mode. The output of NAND 
output from RAM 78 and provides outputs indicating gate 136 i ~ x - o ~ i d ~ < t o  in12g%rJ$SL the output of which 
search mode, check mode or lock mode. The search IS either FSEARCH or SSEARCH to AND gates 120 
mode output of the subframe status control 98 is con- 65 and 122, respectively. The output of NAND gate 136 is 
nected to AND gate 84. also supplied to buffer 126 which, in this case, energizes 
The status control logic for either the frame of sub- LED 140 having its anode connected to the source of 
frame is shown in FIG. 3. Basically, this logic comprises positive voltage +V through resistor 142 to provide an 
buffer 80, also composed of a 74LS367 integrated cir- LFSYNC Of the frame sync detector, i'e', the Output Of 
counter 66, Thus, the word counter is reset with each shot 118 is identified as FS' and is shown in FIG. 5. 
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indication that the frame synchronizer is in the search 
mode. 
The status of either frame or subframe synchroniza- 
tion is defined to be in search, check or lock mode. In 
search mode no sync words are detected. In lock mode, 5 
a running count of at least twelve sync words have been 
detected. In check mode, at least a running count of one 
sync word has been located but not more than twelve 
sync words have been detected. The check mode is 
detected by NAND gate 144 having as inputs the out- 10 
puts of NAND gates I24 and 136. The output of 
NAND gate 14?- is supplied to buffer 1126 which ener- 
gizes LED 146 having its anode connected to the 
source of positive voltage +V through resistor 148. 
As shown in FIGS. 5 and 6, the maintenance of sync 15 
status depends on defining where in time to expect the 
next sync word. The RAMS 76 and 78 flag the expected 
occurrence of the next frame and subframe sync words. 
At the expected event of a sync word, an AND function 
is performed between the status outputs and the input 20 
bit stream sync word recognizer output. In the case of 
frame synchronization, this is performed by NAND 
gate 106, while in the case of subframe synchronization, 
this is performed by NAND gate 188. If the result is 
true, counter PO0 is incremented; otherwise, counter BOO 25 
is decremented. Remember, there is a separate status 
counter BOO for frame synchronization and another for 
subframe synchronization. At !he search and lock 
boundaries, the up and down counts are inhibited from 
reaching the status counter. The state of synchroniza- 30 
tion is determined by decoding the output value of the 
status counter. 
The ability to change formats in real time through 
memory mapping allows the frame synchronizer ac- 
cording to the invention to handle dynamically chang- 35 
ing formats. The invention can be applied to any serial 
communications environment and extends beyond 
strictly telemetry applications to data communications 
(especially packet switching) and general data commu- 
nications systems. 40 
We claim: 
1. A frame synchronizer for use in a serial digital 
communications system, the frame synchronizer being 
of the type having a serial-to-parallel converter with a 
parallel data bus, at least cne sync word comparator, a 45 
computer driven address bus, and counter and control 
logic circuits, wherein said sync word comparator com- 
prises: 
a mu!tiplexer connected to and driving a random 
access memory by and through address lines, ' 50 
said multiplexer having two sets of parallel inputs, 
one set being connected to said parallel data bus 
which may contain a desired sync -word and the 
other set being connected to said address bus 
which transmits said desired sync word, said multi- 55 
plexer periodically outputting said desired sync 
word and ilormaily outputting data from said paral- 
lel data bus, and 
said random access memory providing a unique logic 
output upon receiving the desired sync word from 60 
said multiplexer. 
2. The frame synchronizer as recited in claim 1 
wherein said counter and control logic circuits com- 
prise: 
a counter for couniing clock pulses synchronized 65 
with an incoming serial data stream, 
a second multiplexer having two sets of parallel in- 
puis, one set being connected to ihe output of said 
counter and the other set being connected to a 
second address bus accessible by a desired word bit 
length data source, 
a second random access memory having address lines 
connected to the output of said second multiplexer 
for receiving the output of said counter and provid- 
ing an output when the output of said counter cor- 
responds to the address of a bit set in said second 
random access memory, said second random access 
memory being enabled by said word bit length data 
source to allow a bit to be set at a different address 
in said second random access memory via said 
second address bus, and 
logic means responsive to the outputs of the first and 
second random access memories for detecting 
frame synchronization. 
3. A frame synchronizer for use in a serial digital 
communications system, the frame synchronizer being 
of the type having a serial-to-parallel converter for 
converting an input serial data stream to a constantly 
changing parallel data output trasmitted over a parallel 
data bus, a frame sync word comparator connected to 
receive said parallel data output and provide an output 
when said parallel data output matches a sync word bit 
pattern furnished by a first computer driven address 
bus, and counter and control logic receiving a clock 
signal synchronized with said input serial data stream 
and the output of said sync word comparator, wheren 
said sync word comparator comprises: 
a first multiplexer connected to and driving a first 
random access memory by and through address 
lines, 
said first multiplexer having two sets of parallel in- 
puts, one set being connected to said parallel data 
bus which may contain a said sync word bit pattern 
and the other set being connected to said first ad- 
dress bus, said multiplexer periodically outputting 
said sync word bit pattern I'rom said address bus 
and normally outputting data from said parallel 
data bus, and 
said first random access memory providing a unique 
output upon receiving said sync word bit pattern 
from said first multiplexer, 
and wherein said counter and control logic comprise: 
a bit counter for counting said clock signal, 
a second multiplexer having two sets of parallel 
inputs, one set being connected to the output of 
said bit counter and the other set being con- 
nected to a second address bus accessible by said 
data processing device, 
a second random access memory having address 
lines connected to the output of said second 
multiplexer for receiving the output of said bit 
counter and providing an output when the out- 
put of said bit counter corresponds to the address 
of a bit set in said second random access mem- 
ory, the output of said second random access 
memory resetting said bit counter, 
a word counter for counting the outputs of said 
second random access memory, 
a third multiplexer having two sets of parallel in- 
puts, one set heing connected to the output of 
said word counter and the other set being con- 
nected to said second address bus, 
a third random access memory having address lines 
connected to the output of said third multiplexer 
for receiving the output of said word counter 
and providing an output when the output of said 
4,29 8,9 8 7 
9 
word counter corresponds to the address of a bit 
set in said third random access memory, said 
second and third random access memories being 
enabled by said data processing device to allow 
bits to be set at different addresses in said second 
and third random access memories via said sec- 
ond address bus, and 
logic means responsive to the outputs of said first 
and third random access memories for detecting 
frame synchronization. 
4. A frame synchronizer for use in a serial digital 
communications system wherein data are divided into 
frames composed of a plurality of words and subframes 
composed of a plurality of frames, the frame synchro- 
nizer being of the type having a serial-to-parallel con- 
verter for converting an input serial data stream to a 
constantly changing parallel data output transmitted 
over a parallel data bus, a frame sync word comparator 
and a subframe sync word comparator each connected 
to receive said parallel data output and provide an out- 
put when said parallel data output matches a frame or 
subframe sync word bit pattern furnished by a first 
computer driven address bus, and counter and control 
logic receiving a clock signal synchronized with said 
input serial data stream and the outputs of said frame 
and subframe sync word comparators, wherein said 
frame sync word comparator comprises: 
a first multiplexer connected to and driving a first 
random access memory by and through address 
lines, 
said first multiplexer having two sets of parallel in- 
puts, one set being connected to said parallel data 
bus which may contain said frame sync word bit 
pattern and the other set being connected to said 
first address bus, said first multiplexer periodically 
outputting said frame sync word bit pattern from 
said first address bus and normally outputting data 
from said parallel data bus, and 
said first random access memory providing a unique 
output upon receiving said frame sync word bit 
pattern from said first multiplexer, 
wherein said subframe sync word comparator com- 
p r i s e s : 
a second multiplexer connected to and driving a 
second random access memory by and through 
address lines, 
said second multiplexer having two sets of parallel 
inputs, one set being connected to said parallel 
data bus which may contain said subframe sync 
word bit pattern and the other set being con- 
nected to said first address bus, said second mul- 
tiplexer periodically outputting said subframe 
sync word bit pattern from said first address bus 
and normally outputting data from said parallel 
data bus, and 
said second random access memory providing a 
unique output enabled by said data processing 
device to allow new frame and subframe sync 
words supplied via said first address bus to be 
stored in said first and second random access 
memories, respectively, upon receiving said sub- 
frame sync word bit pattern from said second 
multiplexer, 
and wherein said counter and control logic com- 
5 
10 
p r i s e s : 
a bit counter for counting said clock signal, 
a third multiplexer having two sets of parallel in- 
puts, one set being connected to the output of 
said bit counter and the other set being con- 
nected to a second address bus accessible by said 
a third random access memory having address lines 
connected to the output of said third multiplexer 
for receiving the output of said bit counter and 
providing an output of said bit counter correspond- 
ing to the address of a bit set in said third random 
access memory, the output of said third random 
access memory resetting said bit counter, 
a word counter for counting the outputs of said 
third random access memory, 
a fourth multiplexer having two sets of parallel 
inputs, one set being connected to the output of 
said word counter and the other set being con- 
nected to said second address bus, 
fourth and fifth random access memories having 
address lines connected to the output of said 
fourth multiplexer for receiving the output of 
said word counter and providing outputs when 
the output of said word counter corresponds to 
the address of bits set in said fourth and fifth 
random access memories, said third, fourth and 
fifth random access memories being enabled by 
said data processing device to allow bits to be set 
at different addresses in said third, fourth and 
fifth random access memories via said second 
address bus, and 
logic means responsive to the outputs of said first, 
second, fourth and fift random access memories 
for detecting frame and subframe synchroniza- 
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